



Hierarchical Phasers for Scalable Synchronization and Reductions in Dynamic Parallelism

IPDPS 2010

April 22nd, 2010

Jun Shirako and Vivek Sarkar

Rice University

Introduction

Major crossroads in computer industry

Processor clock speeds are no longer increasing ⇒ Chips with increasing # cores instead Challenge for software enablement on future systems ~ 100 and more cores on a chip

Productivity and efficiency of parallel programming

Need for new programming model

Dynamic Task Parallelism

New programming model to overcome limitations of Bulk Synchronous Parallelism (BSP) model

> Chapel, Cilk, Fortress, Habanero-Java/C, Intel Threading Building Blocks, Java Concurrency Utilities, Microsoft Task Parallel Library, OpenMP 3.0 and X10

Set of lightweight tasks can grow and shrink dynamically Ideal parallelism expressed by programmers

Introduction

Habanero-Java/C

http://habanero.rice.edu, http://habanero.rice.edu/hj

Task parallel language and execution model built on four orthogonal constructs

- Lightweight dynamic task creation & termination
 - Async-finish with Scalable Locality-Aware Work-stealing scheduler (SLAW)
- Locality control with task and data distributions
 - Hierarchical Place Tree
- Mutual exclusion and isolation
 - Isolated
- Collective and point-to-point synchronization & accumulation
 - Phasers

Outline

Introduction

Habanero-Java parallel constructs

- Async, finish
- Phasers
- **Hierarchical phasers**
- **Programming interface**
- **Runtime implementation**
- **Experimental results**
- Conclusions

Async and Finish Based on IBM X10 v1.5 Async = Lightweight task creation Finish = Task-set termination finish { Join operation // T1 async { STMT1; STMT4; STMT7; } //T2 Т 3 async { STMT2; STMT5; } //т3 2 1 STMT3; STMT6; STMT8; //T1 async 🌶 } STMT 2 STMT 3 STMT 1 **Dynamic parallelism** STMT 5 STMT 6 STMT 4 STMT 8 STMT 7 wait« ---- End finish 5

Phasers

Designed to handle multiple communication patterns

- **Collective Barriers**
- Point-to-point synchronizations
- Supporting dynamic parallelism
- # tasks can be varied dynamically
- **Deadlock freedom**
- Absence of explicit wait operations


Accumulation

- Reductions (sum, prod, min, ...)
 - combined with synchronizations
- **Streaming parallelism**
- As extensions of accumulation to support buffered streams

References

[ICS 2008] "Phasers: a Unified Deadlock-Free Construct for Collective and Point-to-point Synchronization"

[IPDPS 2009] "Phaser Accumulators: a New Reduction Construct for Dynamic Parallelism"



6

Phasers

Phaser allocation

phaser ph = new phaser(mode)

- Phaser ph is allocated with registration mode
- Mode: SINGLE

 Registration mode defines capability
 SIG_WAIT(default)
 There is a lattice ordering of capabilities

 SIG WAIT

async phased (ph1<mode1>, ph2<mode2>, ...) {STMT}

Created task is registered with ph1 in mode1, ph2 in mode2, ...


child activity's capabilities must be subset of parent's

Synchronization

next:

Advance each phaser that activity is registered on to its next phase Semantics depend on registration mode Deadlock-free execution semantics

Using Phasers as Barriers with Dynamic Parallelism



Phaser Accumulators for Reduction

```
phaser ph = new phaser(SIG WAIT);
accumulator a = new accumulator(ph, accumulator.SUM, int.class);
accumulator b = new accumulator(ph, accumulator.MIN, double.class);
                                     Allocation: Specify operator and type
// foreach creates one task per iteration
foreach (point [i] : [0:n-1]) phased (ph<SIG WAIT>) {
   int iv = 2*i + j;
   double dv = -1.5 \star i + j;
   a.send(iv);
                           send: Send a value to accumulator
   b.send(dv);
   // Do other work before next
                  next: Barrier operation; advance the phase
   next;
   int sum = a.result().intValue();
   double min = b.result().doubleValue();
                   result: Get the result from previous phase (no race condition)
```

Scalability Limitations of Single-level Barrier + Reduction (EPCC Syncbench)

on Sun 128-thread Niagara 33

1479



Single-master / multiple-worker implementation

Bottleneck of scalability

Need support for tree-based barriers and reductions, in the presence of dynamic task 10 parallelism

Outline

Introduction

Habanero-Java parallel constructs

Async, finish

Phaser

Hierarchical phasers


Programming interface


Runtime implementation

Experimental results

Conclusions

Flat Barrier vs. Tree-Based Barriers





signals in parallel

Barrier = gather + broadcast

Gather: single-master implementation is a scalability bottleneck

Tree-based implementation

Parallelization in gather operation

Well-suited to processor hierarchy

Flat Barrier Implementation

Gather by single master

```
class phaser {
                          // Signal by each task
 List <Sig> sigList;
                          Sig mySig = getMySig();
  int mWaitPhase;
                          mySig.sigPhase++;
                          // Master waits for all signals
class Sig {
                          // -> Major scalability bottleneck
 volatile int sigPhase;
                          for (.../*iterates over sigList*/) {
                            Siq siq = getAtomically(sigList);
}
                            while (sig.sigPhase <= mWaitPhase);</pre>
  Phaser
                          mWaitPhase++;
         sig
    sig
                               sig
                                    sig
                                          sig
               sig
                          sig
                    sig
                          T5
    тι
               Т3
                    Τ4
                               Τ6
                                     Т7
                                          Т8
  \rightarrow : List access by master task
                                                                13
```

API for Tree-based Phasers

Allocation

phaser ph = new phaser(mode, nTiers, nDegree);

- nTiers: # tiers of tree
 - "nTiers = 1" is equivalent to flat phasers
- nDegree: # children on a sub-master (node of tree) (nTiers = 3, nDegree = 2)

Registration

Same as flat phaser


Synchronization

Same as flat phaser

Tier-2 Tier-1 Tier-0

Tree-based Barrier Implementation

Gather by hierarchical sub-masters



15

Flat Accumulation Implementation


Single atomic object in phaser

```
class phaser {
   List <Sig>sigList;
   int mWaitPhase;
   List <accumulator>accums;
    . . .
          Phaser
                          accum2
              accum
heavy contention
on an atomic object
                           Τ3
        a.send(v) a.send(v) a.send(v)
```

```
class accumulator {
  AtomicInteger ai;
 Operation op;
 Class dataType;
  void send(int val) {
   // Eager implementation
   if (op == Operation.SUM) {
   }else if(op == Operation.PROD){
    while (true) {
     int c = ai.get();
     int n = c * val;
     if (ai.compareAndSet(c,n))
      break;
     else
      delay();
                                  16
     else if ...
```

Tree-Based Accumulation Implementation

Hierarchical structure of atomic objects



Outline

Introduction

Habanero-Java parallel constructs

Async, finish

Phaser

- **Hierarchical phasers**
- **Programming interface**
- **Runtime implementation**
- **Experimental results**
- Conclusions

Experimental Setup

Platforms

Sun UltraSPARC T2 (Niagara 2)

- 1.2 GHz
- Dual-chip 128 threads (16-core x 8-threads/core)
- 32 GB main memory
- **IBM Power7**
 - 3.55 GHz
 - Quad-chip 128 threads (32-core x 4-threads/core)
 - 256 GB main memory

Benchmarks

EPCC syncbench microbenchmark

Description and the description of the second second

Experimental Setup

Experimental variants


JUC CyclicBarrier

- Java concurrent utility
- OpenMP for
 - Parallel loop with barrier
 - Supports reduction
- **OpenMP** barrier
 - Barrier by fixed # threads
 - No reduction support
- Phasers normal
 - Flat-level phasers


Dhagara trag

```
omp set num threads(num);
// OpenMP for
#pragma omp parallel
 for (r=0; r<repeat; r++) {</pre>
  #pragma omp for
  for (i=0; i < num; i++) {
   dummy();
  } /* Implicit barrier here */
// OpenMP barrier
#pragma omp parallel
 for (r=0; r<repeat; r++) {
  dummy();
  #pragma omp barrier
```


Barrier Performance with EPCC Syncbench on Sun 128-thread Niagara T2



Barrier + Reduction with EPCC Syncbench on Sun 128-thread Niagara T2




Barrier Performance with EPCC Syncbench on IBM 128-thread Power7 (Preliminary




CyclicBarrier > phaser-flat > OMP-for > phaser-tree > OMP-barrier

Tree-based phaser is faster than flat phaser when # threads \geq 16

Barrier + Reduction with EPCC Syncbench on IBM 128-thread Power7




Impact of (# Tiers, Degree) Phaser Configuration on Sun 128-thread Niagara T2



(2 tiers, 16 degree) shows best performance for both barriers and reductions


Impact of (# Tiers, Degree) Phaser Configuration on IBM 128-thread Power7



(2 tiers, 32 degree) shows best performance for barrier

(2 tiers, 16 degree) shows best performance for reduction

Application Benchmark Performance on Sun 128-thread Niagara T2




Preliminary Application Benchmark Performance on IBM Power7 (SMT=1, 32-thread)



Preliminary Application Benchmark Performance on IBM Power7 (SMT=2, 64-thread)



Preliminary Application Benchmark Performance on IBM Power7 (SMT=4, 128-thread)



For CG.A and MG.A, the Java runtime terminates with an internal error for 128 threads (under investigation)

Related Work

Our work was influenced by past work on hierarchical barriers, but none of these past efforts considered hierarchical synchronization with dynamic parallelism as in phasers

Tournament barrier

D. Hengsen, et. al., "Two algorithms for barrier synchronization", International Journal of Parallel Programming, vol. 17, no. 1, 1988

Adaptive combining tree

R. Gupta and C. R. Hill, "A scalable implementation of barrier synchronization using an adaptive combining tree", International Journal of Parallel Programming, vol. 18, no. 3, 1989

Extensions to combining tree

M. Scott and J. Mellor-Crummey, "Fast, Contention Free Combining Tree Barriers for Shared-Memory Multiprocessors," International Journal of Parallel Programming, vol. 22, no. 4, pp. 449–481, 1994

Analysis of MPI Collective and reducing operations

J. Pjesivac-Grbovic, et. al., "Performance analysis of mpi collective operations", Cluster computing, vol. 10, no. 2, 2007

Conclusion

Hierarchical Phaser implementations

- Tree-based barrier and reduction for scalability
- Dynamic task parallelism

Experimental results on two platforms

- Sun UltraSPARC T2 128-thread SMP
 - Barrier
 - 94.9x faster than OpenMP for, 89.2x faster than OpenMP barrier,
 - 3.9x faster than flat level phaser
 - Reduction
 - 77.2x faster than OpenMP for + reduction, 16.3x faster than flat phaser
- IBM Power7 128-thread SMP
 - Barrier

Backup Slides

java.util.concurrent.Phaser library in Java 7 Implementation of subset of phaser functionality

by Doug Lea in Java Concurrency library

Date: Mon, 07 Jul 2008 13:19:01 -0400 From: Doug Lea Subject: [concurrency-interest] Phasers (were: TaskBarriers) To: concurrency-interest@cs.oswego.edu

The flexible barrier functionality that was previously restricted to ForkJoinTasks (in class forkjoin.TaskBarrier) is being redone as class Phaser (targeted for j.u.c, not j.u.c.forkjoin), that can be applied in all kinds of tasks. For a snapshot of API, see http://gee.cs.oswego.edu/dl/jsr166/dist/jsr166/docs/jsr166//Phaser.html

Comments and suggestions are very welcome as always. The API is likely to change a bit as we scope out further uses, and also, hopefully, stumble upon some better method names.

Among its capabilities is allowing the number of parties in a barrier to vary dynamically, which <u>CyclicBarrier</u> doesn't and can't support, but people regularly ask for.

The nice new class name is due to <u>Vivek Sarkar</u>. For a preview of some likely follow-ons (mainly, new kinds of FJ tasks that can register in various modes for Phasers, partially in support of analogous X10 functionality), see the paper by Vivek and others:


http://www.cs.rice.edu/~vsarkar/PDF/SPSS08-phasers.pdf

-Doug

Tree Allocation

A task allocates phaser tree by "new phaser(...)"

- The task is registered on a leaf sub-phaser
- Only sub-phasers which the task accesses are **active** at the beginning




Task Registration (Local)

Tasks creation & registration on tree

Newly spawned task is also registered to leaf sub-phasers

Registration to local leaf when # tasks on the leaf < nDegrees




Task Registration (Remote)

Task creation & registration on tree

Registration to remote leaf when # tasks on the leaf \geq nDegree

The remote sub-phaser is **activated** if necessary




Task Registration (Remote)

Task creation & registration on tree

Registration to remote leaf when # tasks on the leaf \geq nDegree

The remote sub-phaser is **activated** if necessary



Pipeline Parallelism with Phasers

```
finish {
  phaser [] ph = new phaser[m+1];
  // foreach creates one async per iteration
  foreach (point [i] : [1:m-1]) phased (ph[i]<SIGNAL>, ph[i-1]<WAIT>)
     for (int j = 1; j < n; j++) {
       a[i][j] = foo(a[i][j], a[i][j-1], a[i-1][j-1]);
       next;
     } // for
                                    ph[1]<SIG> ph[2]<SIG> ph[3]<SIG> ph[4]<SIG>
  } // foreach
                                    ph[0]<WAIT> ph[1]<WAIT> ph[2]<WAIT> ph[3]<WAIT>
  // finish
                                ph[0] T ph[1] T ph[2] T ph[3] T
(i=1^{4}, j=1) (i=2^{4}, j=1) (i=3^{4}, j=1) (i=4^{4}, j=1)
     (1,1)
           (2,1)
                 (3,1)
                        (4,1)
                                         next ----> next ----> next ----> next ---->
  (1,2)
                                      (i=1, j=2) (i=2, j=2) (i=3, j=2) (i=4, j=2)
                                         next \longrightarrow next \longrightarrow next \longrightarrow next \longrightarrow
  (1,3)
                                      (i=1, j=3) (i=2, j=3) (i=3, j=3) (i=4, j=3)
                                         next \longrightarrow next \longrightarrow next \longrightarrow next \longrightarrow
  (1,4)
                                      (i=1, j=4) (i=2, j=4) (i=3, j=4) (i=4, j=4)
                                         next \longrightarrow next \longrightarrow next \longrightarrow next
        \rightarrow : Loop carried dependence
                                                                                       39
```

Thread Suspensions for Workers

- **1.** Wait for master in busy-wait loop
- 2. Call Object.wait() to suspend (release CPU)

```
doWait() {
   WaitSync myWait =
   getCurrentActivity().waitTbl.get(this);
   if (isMaster(...)) { ... } Programmer.can predify for
   workers
```

```
boolean done = false;
  while (!done) {
    for (int i = 0; < WAIT_COUNT; i++) {</pre>
       if (masterSigPhase >
myWait.waitPhase) {
        done = true; break;
    } }
    if (!done) {
      int currVal = myWait.waitPhase;
```

40

Wake suspended Workers

```
Call Object.notify() to wake workers up if necessary
doWait() {
  WaitSync myWait =
  getCurrentActivity().waitTbl.get(this);
   if (isMaster(...)) {// Code for master
     waitForWorkerSignals(); masterWaitPhase+
  +;
     masterSigPhase++;
     int currVal = masterSigPhase-1;
     int newVal = masterSigPhase;
     if (!castID.compareAndSet(currVal,
  newVal)) {
       for (int i = 0; i < waitList.size(); i+</pre>
  +) {
         final WaitSync w = waitList.get(i);
         synchronized (w) {
                                                  41
```

Accumulator API

S Allocation (constructor)

- s accumulator(Phaser ph, accumulator.Operation op, Class type);
- ^s ph: Host phaser upon which the accumulator will rest
- s op: Reduction operation
 - sum, product, min, max, bitwise-or, bitwise-and and bitwise-exor
- [§] type: Data type
 - ^s byte, short, int, long, float, double
- **Send a data to accumulator in current phase**
 - void Accumulator.send(Number data);
- Setrieve the reduction result from previous phase
 - S Number Accumulator.result();
 - ^s Result is from previous phase, so no race with send

Different implementations for the accumulator API

s Eager

- s send: Update an atomic var in the accumulator
- ^s next: Store result from atomic var to read-only storage
- S Dynamic-lazy
- s send: Put a value in accumCell
- s next: Perform reduction over accumCells
- Fixed-lazy
- ^s Same as dynamic-lazy (accumArray instead of accumCells)
- ^s Lightweight implementations due to primitive array access
- **For restricted case of bounded parallelism (up to array size)**

