Adapting Cache Partitioning Algorithms to Pseudo-LRU Replacement Policies

Kamil Kedzierski^{1,3}, Miquel Moreto^{1,3},

Francisco J. Cazorla^{2,3}, Mateo Valero^{1,3}

¹ Technical University of Catalonia

² Spanish National Research Council

³ Barcelona Supercomputing Center



UNIVERSITAT POLITÈCNICA De catalunya



Barcelona Supercomputing Center Centro Nacional de Supercomputación

CO



Chip Multiprocessors (CMPs)

CMPs are good representative of the transition from ILP to TLP

□ Current CMPs share the Last Level Cache (LLC)

□ Pros: Better utilization than a private LLC, which translates into improved performance

Cons: LLC has been identified as a source of contention between threads

Cache competition may lead to performance degradation

Cache Partitioning Algorithms (CPAs) control the interaction between threads

CPAs can deliver a flexible and easy-to-manage infrastructure to control threads' behavior in shared caches

CPAs have become the central element of current QoS frameworks for CMPs







Cache Partitioning Algorithms



- U We focus on dynamic CPAs
 - Execution divided into time intervals
 - At interval boundary we select a new cache partition based on the behavior in the previous interval(s)
- Cache partitioned at the way granularity

 \Box Each thread assigned a number of ways, between 1 and A – N

- A associativity
- N number of cores
- □ Main components of CPAs
 - □ Profiling logic
 - Partitioning logic
 - □ Enforcement logic

IPDPS, April 2010 Kamil Kedzierski kkedzier@ac.upc.edu





Motivation



- Limiting factors to implement CPAs in real processors
 - □ Size of the profiling logic (Auxilary Tag Directory)
 - Its size can be similar to the size of the L1 cache
 - Received significant attention
 - Sampled profiling logic
 - No profiling (check all cases and select the best performing one)
 - We conclude the problem has been solved
 - □ Replacement scheme
 - So far solutions focus on LRU replacement scheme
 - LRU has high implementation cost
 - High associativity caches use pseudo-LRU schemes
 - It has not been shown how current CPAs work with pseudo-LRU → Problem not solved







□ Replacement schemes

Problem definition for pseudo-LRU schemes

□ Profiling for pseudo-LRU

Results

 \Box Conclusions







□ Replacement schemes

LRU: Least Recently Used

□ NRU: Not Recently Used (UltraSPARC) (pLRU)

□ BT: Binary Tree (IBM) (pLRU)

Problem definition for pseudo-LRU schemes

□ Profiling for pseudo-LRU

Results

Conclusions







Least Recently Used (LRU)



- Each line that is between the MRU line and the hit line increments its LRU bits
 - In the worst case positions of all the lines are updated
- Hit line is promoted to the MRU position

Miss



- Search for value 3 in corresponding replacement bits
- Promote the line to MRU position and set its bits to 0
- Increase all the other bits

IPDPS, April 2010 Kamil Kedzierski kkedzier@ac.upc.edu **Replacement schemes**

Problem definition for pseudo-LRU schemes Profiling for pseudo-LRU Results Conclusions







Not Recently Used (NRU)



Hit





- Set corresponding used bit to 1
 - If it causes all used bits to be 1, reset all the other bits

Miss



- Start looking for a victim at the position pointed by the replacement pointer
 - Search for used bit equal 0
- Set corresponding used bit to 1
 - If it causes all used bits to be 1, reset all the other bits

Rotate the replacement pointer forward one way

IPDPS, April 2010 Kamil Kedzierski kkedzier@ac.upc.edu

Replacement schemes

Problem definition for pseudo-LRU schemes Profiling for pseudo-LRU Results Conclusions



Binary Tree (BT)

Hit





they point to MRU position



□ Miss







they point to MRU position

IPDPS, April 2010 Kamil Kedzierski kkedzier@ac.upc.edu

Replacement schemes

Problem definition for pseudo-LRU schemes Profiling for pseudo-LRU Results Conclusions





Update corresponding bits so that



Update corresponding bits so that







IPDPS, April 2010 Kamil Kedzierski kkedzier@ac.upc.edu









Replacement schemes

Problem definition for pseudo-LRU schemes

Cache Partitioning Algorithms

Profiling Logic

Profiling for pseudo-LRU

Results

Conclusions



Cache Partitioning Algorithms

- Profiling Logic
 - Observe each thread behavior in L2 cache
- Partitioning Logic
 - □ Make the decision on how to partition the cache
 - We use way partitioning
- □ Enforcement Logic
 - Put the partitions into practice



IPDPS, April 2010 Kamil Kedzierski *kkedzier*@ac.upc.edu





Profiling Logic for LRU



- □ Auxiliary Tag Directory (ATD)
 - Separate copy of the tag directory with the same associativity
 - Simulates single-threaded behavior
 - On every cache access reports LRU stack position to SDH
- Stack Distance Histogram (SDH)
 - Gathers stack positions
 - Allows us to derive the miss curve of the thread as a function of the ways assigned to a thread



IPDPS, April 2010 Kamil Kedzierski kkedzier@ac.upc.edu



□ Building SDH, ATD content (1 set)



IPDPS, April 2010 Kamil Kedzierski kkedzier@ac.upc.edu

Replacement schemes **Problem definition for pseudo-LRU schemes** Profiling for pseudo-LRU Results Conclusions





Building miss curve

Profiling in pseudo-LRU?



... but what is the stack position ?







Replacement schemes

Problem definition for pseudo-LRU schemes

□ Profiling for pseudo-LRU

□ NRU scheme

□ BT scheme

Limitations

Results

Conclusions









Used bits in a 4-way ATD using NRU for three consecutive accesses. The arrows point to the line of the last access with the estimated stack distance next to it



□ Count number of used bits equal 1 (U)

 \Box If current used bit = 1, stack distance is between 1 and U

 \Box If current used bit = 0, stack distance is between U+1 and A

IPDPS, April 2010 Kamil Kedzierski kkedzier@ac.upc.edu











from the way number

way number	wo	W1	ID0	ID1
0	0	0	0	0
1	0	1	1	0
2	1	0	0	1
3	1	1	1	1

IPDPS, April 2010 Kamil Kedzierski kkedzier@ac.upc.edu

Replacement schemes Problem definition for pseudo-LRU schemes Profiling for pseudo-LRU Results Conclusions



Decoder for ID bits extraction

truth table











Replacement schemes

Problem definition for pseudo-LRU schemes

□ Profiling for pseudo-LRU

Results

Conclusions





Without Cache Partitioning

□ Performance of LRU, NRU and BT. Analysis for 1, 2, 4 and 8 core CMPs using a 16way 2MB L2 cache with 128 bytes lines



□ Is it worth to develop complex, area expensive, power hungry LRU replacement for high associativity caches and win 2% - 5% in performance?









Cache partitioning

□ Analysis done for a 16-way 2MB L2 cache with 128 bytes lines



Counters (any K ways out of A) vs. Masks (specific K ways out of A)

□ Neglible difference for 1 million cycles sampling interval





Cache partitioning

□ Analysis done for a 16-way 2MB L2 cache with 128 bytes lines



U We select 0.75 factor as a winner

□ Random-like NRU replacement evicts not least recently used data

• One replacement pointer for all the sets

Gets significant when the number of cores increases

IPDPS, April 2010 Kamil Kedzierski *kkedzier@ac.upc.edu*





Cache partitioning

□ Analysis done for a 16-way 2MB L2 cache with 128 bytes lines



Replacement schemes Problem definition for pseudo-LRU schemes Profiling for pseudo-LRU **Results** Conclusions







24

Replacement schemes

Problem definition for pseudo-LRU schemes

□ Profiling for pseudo-LRU

Results

Conclusions







Conclusions

□ We propose a complete partitioning design that targets two pseudo-LRU replacement policies.

□ Not Recently Used, implemented in the L2 cache in the market UltraSPARC T1/T2 processor

□ Binary Tree proposed by IBM

- □ We identify profiling logic as the main source of the so-far lack of CPA implementations
- □ The results show a negligible performance degradation with respect to the LRU-based CPA
 - □ For NRU our design loses as much as 0.3%, 3.6% and 7.3% throughput for 2, 4 and 8-core CMP architectures, respectively
 - □ For BT the proposal degrades throughput by 1.4%, 3.4% and 9.7%, respectively







Thank you Q & A

Kamil Kedzierski^{1,3}, Miquel Moreto^{1,3}, Francisco J. Cazorla^{2,3}, Mateo Valero^{1,3} ¹ Technical University of Catalonia ² Spanish National Research Council

³ Barcelona Supercomputing Center



UNIVERSITAT POLITÈCNICA **DE CATALUNYA**



Barcelona Supercomputing Center Centro Nacional de Supercomputación

