

Fisheye Lens Distortion Correction on Multicore and Hardware Accelerator Platforms

KonstantisChristos D.NikolaosSek M.Daloukas1Antonopoulos1Bellas1Chai2

¹Department of Computer and Communications Engineering University of Thessaly Volos, Greece

> ²Motorola Inc. Schaumburg, IL, USA

Introduction



Wide-angle lenses (a.k.a. fisheye lenses) are traditionally used to enlarge the field of view in photography



A. Conventional rectilinear lens

Full-frame fisheye lens
98 degrees horizontal
by 147 degrees vertical





C. Full circular fisheye lens180 degrees horizontal and vertical

Introduction



- Main Applications
 - Meteorology
 - Astronomy
 - Robot Navigation
 - Video Surveillance
 - Video Conferencing
 - Digital Cameras
- The incoming rays are mapped onto a spherical surface
- Such mapping introduces barrel distortion

IPDPS 2010

Motivation



- Explore the mapping of the algorithm's inherent parallelism on three contemporary platforms:
 - x86 Chip Multiprocessor (Core 2 Quad)
 - Cell B.E. processor
 - Virtex-4 FPGA
- Present a detailed characterization of the performance using both high- and low-level metrics

Outline



- Introduction
- Wide-angle Lenses Distortion Correction Algorithm
- Description of Target Platforms
- Algorithm Optimizations
- Performance Evaluation
- Conclusions

Wide-angle Lenses Distortion Correction



Transformation of the distorted wide-angle images back to the central perspective space.







April 20, 2010

IPDPS 2010

Projection Model of Wide-angle Lenses





Algorithmic Flow (A)



• *Inverse Mapping*: Maps each image point (i, j) to the corresponding point (x, y) in the wide-angle space

$$\begin{bmatrix} X_c \\ Y_c \\ Z_c \end{bmatrix} = \begin{bmatrix} r11 & r12 & r13 \\ r21 & r22 & r23 \\ r31 & r32 & r33 \end{bmatrix} \begin{bmatrix} i \\ j \\ 1 \end{bmatrix}$$

$$x = \frac{\frac{2R}{\pi}a\tan\left[\frac{\sqrt{(Xc)^2 + (Yc)^2}}{Zc}\right]}{\sqrt{\left(\frac{Yc}{Xc}\right)^2 + 1}} + d_x + x_h$$
$$\sqrt{\left(\frac{Yc}{Xc}\right)^2 + 1}$$
$$y = \frac{\frac{2R}{\pi}a\tan\left[\frac{\sqrt{(Xc)^2 + (Yc)^2}}{Zc}\right]}{\sqrt{\left(\frac{Xc}{Yc}\right)^2 + 1}} + d_y + y_h$$



Algorithmic Flow (A)

Fisheye space



- Need to approximate the value of fractional positions in the fisheye space
- Complex memory access pattern April 20, 2010 IPDPS 2010

Algorithmic Flow (B)



• *Bicubic Interpolation*: uses a 4x4 window of pixels to approximate intermediate points

Fisheye space



April 20, 2010

IPDPS 2010



Algorithmic Flow (B)

- Bicubic interpolation is broken into horizontal and vertical 1D interpolation
- C_i are the pixel values
- $g(\underline{x}) = C_1 * U_1(s) + C_2 * U_2(s) + C_3 * U_3(s) + C_4 * U_4(s)$ $U_1(s) = (-s^3 + 2s^2 - s)/2$ $U_2(s) = (3s^3 - 5s^2 + 2)/2$ S $U_3(s) = (-3s^3 + 4s^2 + s)/2$ $U_4(s) = (s^3 - s^2)/2$ $G(x, y) = g_1(x) * V_1(t) + g_2(x) * V_2(t) + g_3(x) * V_3(t) + g_4(x) * V_4(t)$ $V_1(t) = (-t^3 + 2t^2 - t)/2$ $V_2(t) = (3t^3 - 5t^2 + 2)/2$ $V_3(t) = (-3t^3 + 4t^2 + t)/2$ $V_4(t) = (t^3 - t^2)/2$

Complete Algorithm



For each pixel (*i*, *j*) in the central perspective space { Apply *inverse mapping* to find fractional coordinates (x, y) in the wide-angle space Use *bicubic interpolation* to approximate the pixel value at (x,y)

Apply a 2D low pass filter and downscale output image to VGA resolution (640x480)

Outline



- Introduction
- Wide-angle Lenses Distortion Correction Algorithm
- Description of Target Platforms
- Algorithm Optimizations
- Performance Evaluation
- Conclusions

Intel Core 2 Quad



- A mainstream homogeneous multicore system
- 2.5 GHz operating frequency
- 1.3 GHz FSB
- Organized as two independent dual core processor blocks
- 3MB L2 cache for each block
- 64KB L1 cache for each processor
- Supports the SSE 4.1 vector instruction set

Cell Broadband Engine



- A heterogeneous multicore processor
- Integrates a 2-way SMT PPC and 8 SPEs
- 3.2 GHz operating frequency
- Each SPE contains:
 - A 128-bit wide SIMD execution engine
 - 256KB private Local Store
- On-chip network (EIB) with 307.2 GBps peak perf.
- Peak Performance:
 - 204.8 GFlops for single-precision
 - 14.63 GFlops for double-precision

Virtex-4 LX80 FPGA



- Arrays of uncommitted logic blocks
- Flexibility in tailoring the architecture to match the application
- High power efficiency
- Virtex-4 LX80:
 - 80,640 logic cells
 - 62.5 MHz operating frequency
- Main drawbacks:
 - Programmed primarily with HDLs
 - Low clock frequency
- Correction module generated using the *Proteus* architectural synthesis tool

April 20, 2010

IPDPS 2010

Proteus



- Produces hardware accelerators that follow the streaming paradigm
 - Produces several load/store units and the datapath as well
- The application is expressed using an assembly-like streaming DFG
- Source code is modulo-scheduled with II = 2
- Generate 100K lines of synthesizable Verilog from 800 lines of code

Outline



- Introduction
- Wide-angle Lenses Distortion Correction Algorithm
- Description of Target Platforms
- Algorithm Optimizations
- Performance Evaluation
- Conclusions

High-Level Optimizations



- Block Tiling
 - Partition the output image in blocks and correct a block of pixels at a time
 - Alleviates the problem of prefetching
 - Facilitates efficient data partitioning (x86 and Cell) and task-level pipelining (FPGA)



Low-Level Optimizations



- x86 and Cell:
 - SIMD Optimization
 - Explicit loop unrolling
 - Eliminate pipeline stalls from data dependencies



Low-Level Optimizations



- x86 and Cell:
 - Inverse-mapping amortization
- Cell-specific:
 - Manual instruction scheduling
- FPGA
 - Modulo scheduling with II = 2
 - 400 sDFG operations in all pipeline stages

Outline



- Introduction
- Wide-angle Lenses Distortion Correction Algorithm
- Description of Target Platforms
- Algorithm Optimizations
- Performance Evaluation
- Conclusions

Performance and Scalability Analysis



Performance and Scalability Analysis



Memory Performance





Stall Cycles





Development Cost



- A significant factor that must be considered
 - One aspect in the comparison of programming models in the three platforms
 - Use Lines-of-Code (LOC) as the primary metric
- Initial single-threaded version: 800 lines
- Fully-optimized version for x86: extra 500 LOC
- Fully-optimized version for Cell: extra 1500 LOC
- FPGA Implementation: 800 assembly-like LOC
 - Requires multiple time-consuming synthesis and Place & Route iterations

IPDPS 2010

Outline



- Introduction
- Wide-angle Lenses Distortion Correction Algorithm
- Description of Target Platforms
- Algorithm Optimizations
- Performance Evaluation
- Conclusions

Conclusions



- Presented the implementation of a real-time image warping algorithm
 - Analyzed and characterized the performance on all underlying architectures
 - Applied a series of optimizations and identified their effect
- Commercially available general purpose multi-cores not capable of handling real-time distortion correction
- Exotic architectures such as Cell or FPGAs offer the necessary computational power
 - Significantly higher development cost
 - Advanced tools, development models and support environments can alleviate this effort

Acknowledgements



- We would like to thank *Barcelona* Supercomputing Center for providing us with access to their IBM QS20 blade
- This project is partially supported by the EC Marie Curie International Reintegration Grant (IRG) 223819