# Improving Topological Mapping on NoCs

Rafael Tornero (PhD Student) and Juan M. Orduña Huertas (PhD Advisor) Departament d'Informàtica, Universitat de València, Spain


## Abstract

Networks-on-Chip (NoCs) have been proposed as an efficient solution to the complex communications on System-on-chip (SoCs). The design flow of networkon-chip (NoCs) include several key issues, and one of them is the decision of where cores have to be topologically mapped. This thesis proposes a new approach to the topological mapping strategy for NoCs. Concretely, we propose a new topological mapping technique for regular and irregular NoC platforms and its application for optimizing application specific NoC based on distributed and source routing.

# Description of the Problem

The Network-on-Chip (NoC) paradigm has emerged recently as a promising solution to the complex on-chip communications derived from the increasing number of Intellectual Property (IP) cores that can be integrated on a single chip as semiconductor technology scales down to make complex Systemson-Chip (SoCs) [1].

The use of NoCs as the interconnection infrastructure for complex SoCs has opened several interesting research and design issues [2]. These include: topology selection, routing strategy selection and **application mapping**.



### Impact of Mapping on Performance

☆A/V Multimedia system mapped on 16 IPs

Average packet latency of 3000 random mappings


 $\approx$ Results for the top 478 mappings


The remaining 2522 mapping have latency much higher than 200 clock cycles


### What does Topological Mapping Consist of? $\diamond$ Splitting the application

on a set of concurrent tasks, assigning and scheduling on a list of IP cores (by procedures beyond the scope of this thesis)

☆Deciding how to topologically place the selected set of cores onto the tiles of the system such that the interested metrics (energy, latency, etc) are optimized








# Proposed Approach

## The Topological Mapping Technique [3]


Three key issues:

1 Modeling the network as a table of distances (or costs), model of communication cost, between each pair of source/destination nodes. This table contains the cost of communicating every pair of network nodes without taking into account any traffic pattern, but taking into account the underlying network topology and routing algorithm.

3.In order to search the best assignment of IPs to network nodes, the technique defines a mapping array and an associated quality function for each array. This quality function measures the overall cost for sending all the messages exchanged by the application (exchanged by all the tasks hosted in the IPs) if the IPs were mapped as indicated in the mapping array. Finally, this approach consists of using a heuristic method based on a random search for obtaining a near-optimal assignment of IPs to network nodes (topological mapping) that minimizes the quality function value.



the amount of information exchanged by them is measured, and a table of communication requirements of the application is computed.



## Application Specific NoC Platforms Based on Distributed Routing

**Communication-Aware Routing Technique** (CART) [4]

Optimizes the network performance for Application-Specific NoCs.

Combines a flexible, topology-agnostic routing algorithm (SR) with the communication-aware mapping technique described above.

The Segment-based Routing (SR) algorithm [5] is based on a segmentation process of the network. It guarantees deadlock freedom and full connectivity among nodes by placing a bidirectional routing restriction at every segment. This results in a larger degree of freedom when placing turn restrictions.


$ \begin{array}{c cccc}                                 $	$ \begin{array}{c c} A & B & C \\ S0 & S^3 \\ \hline D & E & F \\ \hline S1 & S^2 \\ \hline G & H & 1 \\ \hline \end{array} $ (b) Segmentation
$ \begin{array}{c} A \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	
$\begin{array}{c} \mathbf{D} & \mathbf{D} & \mathbf{T} \\ \mathbf{D} & \mathbf{T} & \mathbf{T} \\ \mathbf{G} & \mathbf{H} & \mathbf{T} \\ \mathbf{G} & $	$\begin{array}{c c} & & \\ \hline \\ \\ \\ \hline \\ \\ \hline \\ \hline \\ \\ \hline \\ \\ \hline \\ \hline \\ \hline \\ \\ \hline \hline \\ \hline \\ \hline \\ \hline \\ \hline \hline \\ \hline \\ \hline \\ \hline \hline \\ \hline \\ \hline \hline \\ \hline \\ \hline \\ \hline \hline \\ \hline \\ \hline \hline \hline \\ \hline \hline \hline \hline \\ \hline \hline \hline \hline \\ \hline \hline \hline \hline \hline \\ \hline \hline \hline \hline \\ \hline \hline \hline \hline \hline \\ \hline \hline \hline \hline \hline \hline \\ \hline \hline$

A.Topology formed by links and nodes B.Partition in different

network segments C.All possible bidirectiona routing restrictions

D.Random set of routing estriction elected

The first step consists of computing a random SR configuration (combination of segments and routing restrictions applied to the network topology). Then, the communication-aware mapping technique is applied to that SR configuration.



## **Application Specific NoC Platforms using Source Routing**

Distance constrained mapping [8] to:

Network Interface		Switch
DSP (Source )	Video	Audio Receiver
FPGA 2,1 ⊭	Processor	Processor
	Memory Processor	DSP 3,4
4,1 Video Transmitter	I/O 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Audio Transmitter
D - th	Des	stination Address


 
 Path
 Destination Address

 1,1
 1,2
 1,3
 2,3

 Packet
 Packet
 Packet
 Source Routing Packet Format Distributed Routing Packet Format Advantages:

 $\Rightarrow$ Simple and fast routers ☆Topology independence bandwidth utilization  $\Rightarrow$ Guaranteed throughput  $\Rightarrow$ Static routing  $\Upsilon$ Mixing of minimal and non-minimal paths

Disadvantages: ☆Overhead and low




# steps:

1.Find a mapping using the technique described above, but with a distance constraint added.  $dist(M(c_i), M(c_i)) \leq Threshold$ 2.Find a source routing function for every core pair C<sub>i</sub> and C<sub>i</sub> where:  $\therefore$  The path length is equal to the manhattan distance between C<sub>i</sub> and C<sub>i</sub> There is no possibility of deadlock ☆ The traffic is balanced among all the links





April 19-23, 2010 ATLANTA (Georgia) USA



## Results

The method consists of two






# Remaining Objectives

Currently, we are performing a study of heuristic methods for adapting the mapping technique to NoC platforms using source routing. This kind of platforms introduce new constraints to the mapping process. Thus, the heuristic search methods employed in distributed routing NoC platforms might not be suitable for them. Therefore, the goal of this study is to find the most suitable search method for satisfying the new constraints of source routing NoC platforms.

Also, we plan to apply the technique for optimizing applications in shared memory MPSoCs, where communications are carried out by synchronization mechanism. Finally, we would like to evaluate our technique in NoCs with irregular topologies. The reason is that most of the topological mapping proposals in the literature use NoCs with regular topology, leaving the mapping on NoCs with irregular topology as a currently open issue.





2010