# Scheduling complex streaming applications on the Cell processor 

Mathias Jacquelin,<br>joint work with Matthieu Gallet and Loris Marchal<br>INRIA ROMA project-team<br>LIP (ENS-Lyon, CNRS, INRIA)<br>École Normale Supérieure de Lyon, France

Workshop on Multithreaded Architectures and Applications, Atlanta, April 23, 2010.

## Outline

Introduction
Steady-state scheduling CELL

Platform and Application Modeling
Mapping the Application

Practical Steady-State on CELL
Preprocessing of the schedule State machine of the framework Experimental results

Conclusion and Future works

## Motivation

- Multicore architectures: new opportunity to test the scheduling strategies designed in the ROMA team.
- Our trademark: efficient scheduling on heterogeneous platforms
- Emerging heterogeneous multicore:
- Dedicated processing units on GPUs
- Mixed system: processor + accelerator
- This study: steady-state scheduling on CELL (bounded heterogeneity) to demonstrate the usefulness of complex (static) scheduling techniques


## Motivation

- Multicore architectures: new opportunity to test the scheduling strategies designed in the ROMA team.
- Our trademark: efficient scheduling on heterogeneous platforms
- Most multicore architecture are homogeneous, regular
- Need for tailored algorithms (linear algebra,...)
- Emerging heterogeneous multicore:
- Dedicated processing units on GPUs
- Mixed system: processor + accelerator
$\square$


## Motivation

- Multicore architectures: new opportunity to test the scheduling strategies designed in the ROMA team.
- Our trademark: efficient scheduling on heterogeneous platforms
- Most multicore architecture are homogeneous, regular
- Need for tailored algorithms (linear algebra,...)
- Emerging heterogeneous multicore:
- Dedicated processing units on GPUs
- Mixed system: processor + accelerator
- This study: steady-state scheduling on CELL (bounded heterogeneity) to demonstrate the usefulness of complex (static) scheduling techniques


## Introduction: Steady-state Scheduling

Rationale:

- A pipelined application:


## Introduction: Steady-state Scheduling

Rationale:

- A pipelined application:
- Simple chain



## Introduction: Steady-state Scheduling

Rationale:

- A pipelined application:
- Simple chain
- More complex application (Directed Acyclic Graph)

single resource


## Introduction: Steady-state Scheduling

Rationale:

- A pipelined application:
- Simple chain
- More complex application (Directed Acyclic Graph)
- Objective: optimize the throughput of the application (number of input files treated per seconds)
> Today: simple case where each
task has to be mapped on one

single resource


## Introduction: Steady-state Scheduling

Rationale:

- A pipelined application:
- Simple chain
- More complex application (Directed Acyclic Graph)
- Objective: optimize the throughput of the application (number of input files treated per seconds)
- Today: simple case where each task has to be mapped on one
 single resource


## CELL brief introduction

- Multicore heterogeneous processor
- Accelerator extension to Power architecture



## CELL brief introduction

- Multicore heterogeneous processor
- Accelerator extension to Power architecture



## CELL brief introduction

- Multicore heterogeneous processor
- Accelerator extension to Power architecture

- 1 PPE core
- VMX unit
- L1, L2 cache
- 2 way SMT


## CELL brief introduction

- Multicore heterogeneous processor
- Accelerator extension to Power architecture

- 8 SPEs
- 128-bit SIMD instruction set
- Local store 256KB
- Dedicated Asynchronous DMA engine


## CELL brief introduction

- Multicore heterogeneous processor
- Accelerator extension to Power architecture



## CELL brief introduction

- Multicore heterogeneous processor
- Accelerator extension to Power architecture

- Element Interconnect Bus (EIB)
- $200 \mathrm{~GB} / \mathrm{s}$ bandwidth


## CELL brief introduction

- Multicore heterogeneous processor
- Accelerator extension to Power architecture

- $25 \mathrm{~GB} / \mathrm{s}$ bandwidth


## Outline

## Introduction <br> Steady-state scheduling CELL

Platform and Application Modeling
Mapping the Application
Practical Steady-State on CELL
Preprocessing of the schedule State machine of the framework Experimental results

Conclusion and Future works

## Platform modeling

Simple CELL modeling:

- 1 PPE and 8 SPE: 9 processing elements $P_{1}, \ldots, P_{9}$, with unrelated speed,
- Each processing element access the communication bus with a (bidirectional) bandwidth $b=(25 G B / s)$,
- The bus is able to route all concurrent communications without contention (in a first step),
- Due to the limited size of the DMA stack on each SPE:
- Each SPE can perform at most 16 simultaneous DMA operations,
- The PPE can perform at most 8 simultaneous DMA operations to/from a given SPE.
- Linear cost communication model:
a data of size $S$ is sent/received in time $S / b$


## Application modeling

Application is described by a directed acyclic graph:

- Tasks $T_{1}, \ldots, T_{n}$
- Processing time of task $T_{k}$ on $P_{i}$ is $t_{i}(k)$,
$\Rightarrow$ If there is a dependency $T_{k} \rightarrow T_{1}$, data $_{k, l}$ is the size of the file produced by $T_{k}$ and needed by $T_{/}$

- If $T_{k}$ is an input task, it reads read $k$ bytes from main memor,
- If $T_{k}$ is an output task, it writes write ${ }_{k}$ bytes to main memory,


## Application modeling

Application is described by a directed acyclic graph:

- Tasks $T_{1}, \ldots, T_{n}$
- Processing time of task $T_{k}$ on $P_{i}$ is $t_{i}(k)$,
- If there is a dependency $T_{k} \rightarrow T_{l}$, data $_{k, l}$ is the size of the file produced by $T_{k}$ and needed by $T_{l}$,

$\rightarrow$ If $T_{k}$ is an input task, it reads read $k$ bytes from main memory,
- If $T_{k}$ is an output task, it writes write $_{k}$ bytes to main memory,


## Application modeling

Application is described by a directed acyclic graph:

- Tasks $T_{1}, \ldots, T_{n}$
- Processing time of task $T_{k}$ on $P_{i}$ is $t_{i}(k)$,
- If there is a dependency $T_{k} \rightarrow T_{l}$, data $_{k, l}$ is the size of the file produced by $T_{k}$ and needed by $T_{l}$,

- If $T_{k}$ is an input task, it reads read ${ }_{k}$ bytes from main memory,
- If $T_{k}$ is an output task, it writes write ${ }_{k}$ bytes to main memory,


## Target application: any DAG

- Today, we will focus on three random task graphs:


## Target application: any DAG

- Today, we will focus on three random task graphs:



## Target application: any DAG

- Today, we will focus on three random task graphs:



## Target application: any DAG

- Today, we will focus on three random task graphs:


And a simple chain graph (50 tasks)

## Outline

## Introduction <br> Steady-state scheduling CELL <br> Platform and Application Modeling

Mapping the Application

## Practical Steady-State on CELL <br> Preprocessing of the schedule State machine of the framework Experimental results

Conclusion and Future works

## How to compute an optimal mapping

- Ojective: maximize throughput $\rho$
- Method: write a linear program gathering constraints on the mapping
- Binary variables: $\alpha_{i}^{k}= \begin{cases}1 & \text { if } T_{k} \text { is mapped on } P_{i} \\ 0 & \text { otherwise }\end{cases}$
- Other useful binary variables: $\beta_{i, j}^{k, l}=1$ iff file $T_{k} \rightarrow T_{l}$ is transfered from $P_{i}$ to $P_{j}$


## Constraints $1 / 2$

On the application structure:

- Each task is mapped on a processor:

$$
\forall T_{k} \quad \sum_{i} \alpha_{i}^{k}=1
$$

- Given a dependency $T_{k} \rightarrow T_{l}$, the processor computing $T_{l}$ must receive the corresponding file:

$$
\forall(k, l) \in E, \forall P_{j}, \quad \sum_{i} \beta_{i, j}^{k, l} \geq \alpha_{j}^{l}
$$

- Given a dependency $T_{k} \rightarrow T_{l}$, only the processor computing $T_{k}$ can send the corresponding file:

$$
\forall(k, l) \in E, \forall P_{i}, \quad \sum_{j} \beta_{i, j}^{k, l} \leq \alpha_{i}^{k}
$$

## Constraints $2 / 2$

On the achievable throughput $\rho=1 / T$ :

- On a given processor, all tasks must be completed within $T$ :

$$
\forall P_{i}, \quad \sum_{k} \alpha_{i}^{k} \times t_{i}(k) \leq T
$$

- All incoming communications must be completed within $T$ :

$$
\forall P_{j}, \quad \frac{1}{b}\left(\sum_{k} \alpha_{j}^{k} \times \operatorname{read}_{k}+\sum_{k, l} \sum_{i} \beta_{i, j}^{k, l} \times \operatorname{data}_{k, l}\right) \leq T
$$

- All outgoing communications must be completed within $T$ :

$$
\forall P_{i}, \quad \frac{1}{b}\left(\sum_{k} \alpha_{i}^{k} \times \text { write }_{k}+\sum_{k, l} \sum_{i} \beta_{i, j}^{k, l} \times \operatorname{data}_{k, l}\right) \leq T
$$

+ constraints on the number of incoming/outgoing communications to respect the DMA requirements
+ constraints on the available memory on SPE


## Optimal mapping computation

- Linear program with the objective of minimizing $T$
- Integer (binary) variables: Mixed Integer Programming
- NP-complete problem
- Efficient solvers exist with short running time
- for small-size problems
- or when an approximate solution is searched
- We use CPLEX, and look for an approximate solution (5\% of the optimal throughput is good enough)


## Outline

## Introduction <br> Steady-state scheduling CELL <br> Platform and Application Modeling <br> Mapping the Application <br> Practical Steady-State on CELL Preprocessing of the schedule State machine of the framework Experimental results

Conclusion and Future works

## Preprocessing of the schedule

Main Objective: Compute minimal starting period and buffer sizes.

- min_period ${ }_{I}=\max _{m \in \text { precl }}\left(\min ^{\prime}\right.$ period $\left._{m}\right)+$ peek $_{I}+2$
- min_buff ${ }_{i, l}=$ min_period $_{l}-$ min_period $_{i}$



## Preprocessing of the schedule

Main Objective: Compute minimal starting period and buffer sizes.


## Preprocessing of the schedule

Main Objective: Compute minimal starting period and buffer sizes.


## Preprocessing of the schedule

Main Objective: Compute minimal starting period and buffer sizes.


## Preprocessing of the schedule

Main Objective: Compute minimal starting period and buffer sizes.


## Preprocessing of the schedule

Main Objective: Compute minimal starting period and buffer sizes.


## Preprocessing of the schedule

Main Objective: Compute minimal starting period and buffer sizes.


## Preprocessing of the schedule

Main Objective: Compute minimal starting period and buffer sizes.


## Preprocessing of the schedule

Main Objective: Compute minimal starting period and buffer sizes.


## Preprocessing of the schedule

Main Objective: Compute minimal starting period and buffer sizes.


## Preprocessing of the schedule

Main Objective: Compute minimal starting period and buffer sizes.


## Preprocessing of the schedule

Main Objective: Compute minimal starting period and buffer sizes.


## State machine of the framework

Two main phases: Computation and Communication


## State machine of the framework

Two main phases: Computation and Communication


## State machine of the framework

Two main phases: Computation and Communication


## State machine of the framework

Two main phases: Computation and Communication


## State machine of the framework

Two main phases: Computation and Communication


## State machine of the framework

Two main phases: Computation and Communication


## State machine of the framework

Two main phases: Computation and Communication


## State machine of the framework

Two main phases: Computation and Communication


## State machine of the framework

Two main phases: Computation and Communication


## State machine of the framework

Two main phases: Computation and Communication


## State machine of the framework

Two main phases: Computation and Communication


## Communication between processors



## Communication between processors


mfc_putb for SPEs' outbound communications. spe_mfcio_getb for PPEs' outbound communications to SPEs. memcpy for PPEs' outbound communications to main memory.

## Communication between processors


mfc_putb for SPEs' outbound communications.
spe_mfcio_getb for PPEs' outbound communications to SPEs.
memcpy for PPEs' outbound communications to main memory.

## Communication between processors


mfc_get for SPEs' inbound communications.
spe_mfcio_put for PPEs' inbound communications from SPEs.
memcpy for PPEs' inbound communications from main memory.

## Communication between processors


mfc_get for SPEs' inbound communications.
spe_mfcio_put for PPEs' inbound communications from SPEs.
memcpy for PPEs' inbound communications from main memory.

## Communication between processors


mfc_putb for SPEs' acknowledgements.
spe_mfcio_getb for PPEs' acknowledgements to SPEs.
Self acknowledgement of PPEs' transfers from main memory.

## Communication between processors


mfc_putb for SPEs' acknowledgements.
spe_mfcio_getb for PPEs' acknowledgements to SPEs.
Self acknowledgement of PPEs' transfers from main memory.

## Communication between processors


mfc_putb for SPEs' acknowledgements.
spe_mfcio_getb for PPEs' acknowledgements to SPEs.
Self acknowledgement of PPEs' transfers from main memory.

## Experimental setup

- Linear-Programming: 5\% from optimal to reduce compute time


## Experimental setup

- Linear-Programming: 5\% from optimal to reduce compute time
- GreedyMem: Simple greedy heuristics balancing memory footprint across PEs.

Tasks are processed in topological order.
Valid SPE with the least loaded memory is selected.

## Experimental setup

- Linear-Programming: 5\% from optimal to reduce compute time
- GreedyMem: Simple greedy heuristics balancing memory footprint across PEs.
- Tasks are processed in topological order.
- GreedyCpu: Simple greedy heuristics balancing compute load across PEs.


## Experimental setup

- Linear-Programming: 5\% from optimal to reduce compute time
- GreedyMem: Simple greedy heuristics balancing memory footprint across PEs.
- Tasks are processed in topological order.
- Valid SPE with the least loaded memory is selected.
- GreedyCpu: Simple greedy heuristics balancing compute load across PEs.


## Experimental setup

- Linear-Programming: 5\% from optimal to reduce compute time
- GreedyMem: Simple greedy heuristics balancing memory footprint across PEs.
- Tasks are processed in topological order.
- Valid SPE with the least loaded memory is selected.
- GreedyCpu: Simple greedy heuristics balancing compute load across PEs.
- Tasks are processed in topological order.
- Least loaded SPE is selected, provided that it has enough free memory.


## Experimental setup

- Linear-Programming: 5\% from optimal to reduce compute time
- GreedyMem: Simple greedy heuristics balancing memory footprint across PEs.
- Tasks are processed in topological order.
- Valid SPE with the least loaded memory is selected.
- GreedyCpu: Simple greedy heuristics balancing compute load across PEs.
- Tasks are processed in topological order.
$\Rightarrow$ Least loaded SPE is selected, provided that it has enough free memory.


## Experimental setup

- Linear-Programming: 5\% from optimal to reduce compute time
- GreedyMem: Simple greedy heuristics balancing memory footprint across PEs.
- Tasks are processed in topological order.
- Valid SPE with the least loaded memory is selected.
- GreedyCpu: Simple greedy heuristics balancing compute load across PEs.
- Tasks are processed in topological order.
- Least loaded SPE is selected, provided that it has enough free memory.


## Reaching steady state



$95 \%$ of the theoretical throughput is achieved after 1000 periods

## Experimental results




Results are obtained over 5000 periods, $2 \times$ speedup using 8 SPEs.

## Experimental results




Results are obtained over 5000 periods, $2 \times$ speedup using 8 SPEs.

## Experimental results

Graph 3: 50 tasks deep chain graph


Results are obtained over 5000 periods, $3 \times$ speedup using 8 SPEs.

## Experimental results

We let the communication to computation ratio of each graph vary


Results are obtained over 10000 periods.
The heavier communication are, the harder it is to achieve theoretical throughput...
... but increasing the number of periods helps a lot.

## Outline

## Introduction <br> Steady-state scheduling CELL <br> Platform and Application Modeling <br> Mapping the Application <br> Practical Steady-State on CELL <br> Preprocessing of the schedule State machine of the framework Experimental results

Conclusion and Future works

## Feedback on our approach

- We designed a realistic and yet tractable model of the Cell processor.
- Our framework allowed us to test our scheduling strategy, and to compare it to simpler heuristic strategies.
- We have shown that:
- $95 \%$ of the throughput predicted by the linear program,
- Good and scalable speedup when using up to 8 SPEs,
- Clearly outperforms simple heuristics

Scheduling a complex application on a heterogeneous multicore processor is a challenging task

Scheduling tools can help to achieve good performance.

## Feedback on Cell programming

- Multilevel heterogeneity:
- 32 bits SPEs vs 64 bits PPE architectures
- Different communication mechanism and constraints
- Non trivial initialization phase
- Varying data structure sizes (32/64bits)
- Runtime memory allocation


## On-going and Future work

- Better communication modeling
- Is linear cost model relevant ?
- Contention on concurrent DMA operations ?
- Larger platforms
- Using multiple CELL processors
- CELL + other type of processing units ?
- Work on communication modeling
- Design scheduling heuristics
- MIP is costly

