Modeling Bounds on Migration Overhead for a Traveling Thread Architecture

Patrick A. La Fratta, Peter M. Kogge Department of Computer Science and Engineering University of Notre Dame April 23, 2010

Outline

- Problem Description
- Background
 - Heterogeneous Multicore
 - Control Speculation
 - Migrant Computations
- Objectives
- Application Characterization
- Design: PAM Architecture & Thread Migration



Outline

Problem Description

Background

- Heterogeneous Multicore
- Control Speculation
- Migrant Computations
- Objectives
- Application Characterization
- Design: PAM Architecture & Thread Migration

Parallelization ↔ Locality Exploitation

Data access latency places bound on parallelization

Outline

- Problem Description
- Background
 - Heterogeneous Multicore
 - Control Speculation
 - Migrant Computations
- Objectives
- Application Characterization
- Design: PAM Architecture & Thread Migration
 - Parallelization ↔ Locality Exploitation
- Evaluation: Analytical Modeling
- Results and Discussion

Conventional caching



Conventional caching

Moving lines to/from upper/lower caches is expensive





Conventional caching

- Moving lines to/from upper/lower caches is expensive
- High overhead of "ping-ponging" to maintain coherence





Conventional caching

- Moving lines to/from upper/lower caches is expensive
- High overhead of "ping-ponging" to maintain coherence
- Cache pollution and conflicts





Conventional caching

- Moving lines to/from upper/lower caches is expensive
- High overhead of "ping-ponging" to maintain coherence
- Cache pollution and conflicts
- Parallelization
 - Parallel programming has proven to be difficult
 - Compiler and µArch have increased responsibility



Background



<u>Compilers</u> Thread-level speculation



Background





Background



Background: Migrant Computation

- Shifting traffic from cache line movement to thread migration.
- How much overhead due to computational migration can we tolerate to match performance of conventional architecture?

Objectives

I. Application Studies

- Parallelization mechanism: aggressive speculation
 - Motivation for design:
 - Critical Paths
 - Branch-critical path
 - "Graph tails"
 - Memory Wall
 - Characterize parallelism available in applications

II. Design Evaluation

- Analytical performance models for comparative evaluation
 - Introduce metric of *instructions per migration* (IPM)
- Break-even plane btw migration and conventional caching

Application Characterization

BB 0-3

- Assume execution of only one speculative path at a time. Subregion Size = 4
- > Nodes/Edges
- > Regions/Subregions
- > ASAP Scheduling

Key - B: Branch, L: Load, S: Store, +: ALU, FP: Floating Point, J: Jump

Example taken from alegra.4B.hemipen in Sandia-FP.

Key - B: Branch, L: Load, S: Store, +: ALU, FP: Floating Point, J: Jump

Example taken from alegra.4B.hemipen in Sandia-FP.

Application Characterization

ADAG Tails

BB 0-3

Key - B: Branch, L: Load, S: Store, +: ALU, FP: Floating Point, J: Jump

Example taken from alegra.4B.hemipen in Sandia-FP.

ADAG Tails

ADAG Tails

ADAG Tails

ADAG Tails

ADAG Tails

ADAG Tails

ADAG Tails

Memory Latency-Bounded Speculation Depth

$$IPC_{MB} = \frac{T_C * IPA}{AMAT_{\text{lim}}}$$

$$IPC_{max} = \frac{I_{tot}}{L_{asap}}$$

Memory Latency-Bounded Speculation Depth

Memory Latency-Bounded Speculation Depth

Memory Latency-Bounded Speculation Depth

Memory Latency-Bounded Speculation Depth

Memory Latency-Bounded Speculation Depth

Memory Latency-Bounded Speculation Depth

Memory Latency-Bounded Speculation Depth

Memory Latency-Bounded Speculation Depth

Memory Latency-Bounded Speculation Depth

P. A. La Fratta, P. M. Kogge. University of Notre Dame.

$$\frac{T_C}{p * IPC_{\lim}} + MPI * T_M = \frac{T_C}{IPC_{\lim}}$$

$$MPI = \frac{T_C}{IPC_{\lim} * T_M} * \frac{p-1}{p}$$

$$IPM = \frac{p * IPC_{\lim} * T_M}{(p-1) * T_C}$$

Break-even plane btw migration and conventional caching

$$IPM = \frac{p * IPC_{\lim} * T_M}{(p-1) * T_C}$$

$$IPM = \frac{p * IPC_{\lim} * T_M}{(p-1) * T_C}$$

Break-even plane btw migration and conventional caching

$$\frac{T_{C}}{p*IPC_{\text{lim}}} + MPI*T_{M} = \frac{T_{C}}{IPC_{\text{lim}}}$$

$$MPI = \frac{T_{C}}{IPC_{\text{lim}}*T_{M}} * \frac{p-1}{p}$$

$$IPM = \frac{p*IPC_{\text{lim}}*T_{M}}{(p-1)*T_{C}}$$
Solve for IPM

Break-even plane btw migration and conventional caching

$$\frac{T_{C}}{p*IPC_{\lim}} + MPI*T_{M} = \frac{T_{C}}{IPC_{\lim}}$$
$$MPI = \frac{T_{C}}{IPC_{\lim}*T_{M}} * \frac{p-1}{p}$$
$$IPM = \frac{p*IPC_{\lim}*T_{M}}{(p-1)*T_{C}}$$

At breakeven, call this *mIPM*, for *minimum instructions per migration* required to match baseline performance.

Solve for IPM

Break-even plane btw migration and conventional caching

$$\frac{T_{C}}{p*IPC_{\text{lim}}} + MPI*T_{M} = \frac{T_{C}}{IPC_{\text{lim}}}$$
$$MPI = \frac{T_{C}}{IPC_{\text{lim}}*T_{M}} * \frac{p-1}{p}$$
$$IPM = \frac{p*IPC_{\text{lim}}*T_{M}}{(p-1)*T_{C}}$$

At breakeven, call this *mIPM*, for *minimum instructions per migration* required to match baseline performance.

Solve for IPM

(Lower is better.)

301.apsi.1.1b from SPEC-FP.

Conclusions

- Asymmetry in PAM architecture is justified
 - Branch-critical paths
 - ADAG tails
- Sweet spot: 4 to 8 P-cores with 4 to 8 MB total L2 size
 - Equivalent to 1 or 2 MB per P-core/Bank
 - 2 4 mIPM
- mIPM across all cases:
 - Best case (min): 0.04 instructions
 - Worst Case (max): 7.09 instructions
 - Average: 1.88 instructions

Summary

- Take-away: Why is 2 4 mIPM good?
- In on-going work
 - Observed 7.7 IPM on average across all traces
 - P-core thread cover applications up to 24%
- Other evidence that this is a good idea
 - Linpack experiments show up to 23% reduction in energy consumption (see Kogge, La Fratta, Vance, "Facing the Exascale Energy Wall", IWIA 2010.)

> Moving computations into the cache hierarchy shows great potential <

Future Work

PAM Cache Protocol

- Handle case when P-core operands aren't in L2
- Optimize locality between A-core and P-cores
- Migration Conflicts: Multiple threads at same P-core
- Improve performance model
 - More accurate parallelization numbers
 - Model thread scheduling
 - Incorporate more memory hierarchy parameters
 - Interconnect design
- Verify accuracy of sampling methodology

Future Work

PAM Cache Protocol

- Handle case when P-core operands aren't in L2
- Optimize locality between A-core and P-cores
- Migration Conflicts: Multiple threads at same P-core
- Improve performance model
 - More accurate parallelization numbers
 - Model thread scheduling
 - Incorporate more memory hierarchy parameters
 - Interconnect design
- Verify accuracy of sampling methodology

Supplementary Slides

