

# Architectural Considerations for a 500 TFLOPS Heterogeneous HPC

Dr. Richard Linderman Chief Scientist Information Directorate Air Force Research Laboratory





- A 500 TFLOPS HPC is being built as a mix of Xeon, Cell, and GPGPU multicore chips for \$2M (\$4/GFLOPS)
  - \$6000 3.0 GHz dual-octal Xeon® (384 GFLOPS) (qty 84 ~\$500K)
  - \$380 3.2 GHz PS3<sup>®</sup> with Cell Broadband Engine<sup>®</sup> (153 GFLOPS) → \$2/GFLOPS (qty 2016 -> \$760K)
  - \$1300 Tesla C1060 for 1 Teraflops (almost 2X better but there is that extra multiply of dubious value!) (qty 168 -> \$220K)
- Approximately 300 TF from Cell and 200 TF from GPGPU



### Exponentially Improving Price-Performance Measured by AFRL-Rome HPCs













- 6 of 8 SPEs available
- 25.6 GB/sec to RDRAM
- 110 Watts

- **\$300-380**
- Cell BE® processor
- •256 MB RDRAM (only)
- 40/80/160 GB hard drive
- Gigabit Ethernet (only)
- 153 Gflops Single Precision Peak
- Sony Hypervisor
- Fedora Core 7 or 9 Linux or YDL 6.1
- IBM CELL SDK 3.0



# **Cell Cluster Architecture**

- The Cell Cluster has a peak performance of 51.5 Teraflops from 336 PS3s and additional 1.4 TF from the headnodes on its 14 subclusters.
- Cost: \$361K
  - •PS3s 37% of cost
- Price Performance: 147 TFLOPS/\$M
- The 24 PS3s in aggregate contain 6
  GB of memory and 960 GB of disk. The dual quad-core Xeon headnodes have
  32 GB of DRAM and 4 TB of disk each.









# **Horus Cluster**



GPU Cluster: Supermicro 6016GT-TF GPU Server (Dual Quad Core 2.66GHz (Intel 5500), 12GB Ram, Dual 10Gigabit Ethernet)

12 The NVIDIA® Tesla™ S1060 Computing System (Dual PCI Express 2.0 cable connections)

# of Tesla GPUs	2 (Per Server)	
# of Streaming Processor Cores	480 (240 per processor)	
Frequency of processor cores	1.44 GHz	
Single Precision floating point performance (peak)	2.07 TFlops	
Double Precision floating point performance (peak)	176 GFlops	
Floating Point Precision	IEEE 754 single & double	
Total Dedicated Memory	16GB	
Memory Interface	512-bit	
Memory Bandwidth	408GB/sec	
Max Power Consumption	400 W	
System Interface	PCIe 2.0 x16	
Programming environment	<u>CUDA</u>	



8

• 240 cores

- 240 \* 3 \* 1.44 = 1.04 TFLOPS SP
- But \*2/3 = 693 GFLOPS (Mult-Add)
- 86 GFLOPS Double Precision
- 30 Groups
- 1.44 GHz clock
- 4.29 Gbytes global memory with 102 GB/s bus

**Tesla C1060** 

• CUDA programming language











# **500 TFLOPS Notional Architecture** (2010)









- Which codes could scale given these constraints?
- Can a hybrid mixture of GPGPUs, PS3s and traditional servers mitigate the weaknesses of each alone and still deliver outstanding price-performance?
- What level of effort is required to deliver a reasonable percentage of the enormous peak throughput?
- A case study approach is being taken to explore these questions

### C1060 Single Precision FFT Performance

e R
-----

FFT size	Batch size	GFLOPS	
128	1048576	142.7679	
256	524288	158.3834	
512	262144	185.8466	
1024	131072	180.5021	
2048	65536	155.5087	
4096	32768	138.4825	
8192	16384	131.2078	
16384	8192	133.1166	
32768	4096	115.5721	
65536	2048	120.7021	
131072	1024	122.4666	
262144	512	123.6724	
524288	256	115.443	
1048576	128	89.97151	
2097152	64	77.87137	
4194304	32	68.37061	
8388608	16	66.8403	



### C1060 Double Precision FFT Performance

4

FFT size	Batch Size	GFLOPS	
128	524288	20.79753	
256	262144	23.32277	
512	131072	27.4417	
1024	65536	24.90863	
2048	32768	25.46983	
4096	16384	25.8713	
8192	8192	25.92831	
16384	4096	26.24678	
32768	2048	26.56052	
65536	1024	26.88373	
131072	512	26.48042	
262144	256	26.21382	
524288	128	24.53423	
1048576	64	24.38489	
2097152	32	25.0893	
4194304	16	24.85596	
8388608	8	24.71584	









- Different Endian
- Different Operating Systems
- Network Constraints
- Memory Constraints
- Parallelization & Optimization Strategies
- Node level Reliability, Detection & Recovery
- Multi-user Scheduling





- Open MPI
  - Handles Endean Differences
- Publication / Subscription
  - Based on XML
  - Endian Independent for non-payload data
- DIY Sockets
  - Programmer has to manage everything





- Good Candidate for Performance Acceleration
  - Large Data
  - Problem can be blocked & distributed
  - Scalable
- Good test-bed for fault tolerance methods
  - Detection of failure
  - Restarting of failed process while preserving work already completed



## Matrix – Matrix Multiply performance for Nvidia C1060 GPGPU and PS3





#### http://www.nvidia.com/content/GTC/documents/SC09\_CUDA\_Tools\_Cohen.pdf



# PS3-based 48k x 240k matrix-matrix multiply



Matrix – Matrix multiply on Xeon / PS3 cluster









The larger matrix dimension allows more computations relative to the output data size, increasing the performance.

PS3 Clusters can achieve >80% peak efficiency on large matrix multiply!





- Single precision floating point rounds toward zero
  - Using a 1M dot product, compared Xeon SP round nearest & Cell SPE results to Xeon DP results
  - Xeon averaged 18.95 mantissa bits accuracy
  - Cell SPE averages 9.68 mantissa bits accuracy
- PS3s exhibit an occasional hang condition aggravated by heavy network & disk IO, believed to be an interrupt handling problem





- Could be complete failure of a node or just slow
- Return intermediate results to head-nodes to minimize work lost due to unit failure
- Design with enough meta-data to restart processing in mid-stream
- Build in methods to determine condition of a node, normal, slow, or complete failure



### **Cell Cluster: Early Access to Commodity Multicore**

This project provided the HPCMP community with early access to HPC scale commodity multicore through a 336 node cluster of PS3 gaming consoles (53 TF).

Applications leveraging the >10X price-performance advantage included:

large scale simulations of neuromorphic computing models

GOTCHA radar video SAR for wide area persistent surveillance

Real-time PCID image enhancement for space situational awareness



... but beginning to perceive that the handcuffs were not for me and that the military had so far got ...

Neuromorphic example: Robust recognition of occluded text





Gotcha SAR



PCID Image Enhancement



Solving the hard problems . . .





- This algorithm is expensive computationally, but allows SAR radar images to focus each pixel independently, accounting for variations in elevation.
- This algorithm was accelerated >300X over original XEON code and achieved 40% of peak (60 GFLOPS sustained) on each PS3.
- 8 PS3s and headnode flown in 2007 for 1.5km spot
- 96 PS3s demonstrated 5KM spot processing in Lab in May 08
- 20 KM spot-72 TF, 40 KM spot 350 TF







 At 256 PS3s, each send 6 MB/sec and receives 8.4 MB/sec while headnodes each receive 200 MB/sec and send 140 MB/sec





# **SAR Image Formation using GPGPUs**









- The driving application behind developing a 53 TF class cluster was to support basic research into alternative neuromorphic computing architectures.
- The first of these to be optimized for the PS3 was the "Brain-State-In –A-Box" (BSB)—looking for 1M BSBs simulating in real time
- Optimized the BSB for the PS3 and achieved 18 GFLOPS on each core of the PS3 [6]. Across the 6 cores, 108 GFLOPS/PS3, over 70% of peak was sustained.
  - 12 staff week effort for first PS3 optimization experience





# $\mathbf{X}(\mathbf{t}+\mathbf{1}) = S(\alpha \cdot \mathbf{A} \cdot \mathbf{X}(\mathbf{t}) + \lambda \cdot \mathbf{X}(\mathbf{t}) + \gamma \cdot \mathbf{X}(\mathbf{0}))$

- X(t+1) and X(t) are N dimensional real vectors;
- A is an NxN connection matrix;
- α is a scalar constant feedback factor;
- $\lambda$  is an inhibition decay constant;
- γ is a nonzero constant if there is a need to maintain the input stimulation;
- X(0) is the input stimulation;
- S() is the "squash" function

$$S(y) = \begin{cases} 1 & if \quad y \ge 1 \\ y & if \quad -1 < y < 1 \\ -1 & if \quad y \le -1 \end{cases}$$

# **Emulation On the Cell Cluster**





• An Oval is a process



# V1 Minicolumn Model One "Subfield" per PS3 Node



#### Each Minicolumn:

32 element BSB

56 simple cells

10 complex cells

~32 "readout" cells.

#### **Functional Column:**

cluster of 64 minicolumns.

#### One subfield:

- 8,192 minicolumns
- (128 Functional Columns)

#### Full Scale Primary Visual Cortex:

196 subfields (196 PS3 nodes)



**Network:** Every functional column communicates with functional columns in 8 surrounding neighboring subfields.



# V1 Minicolumn Model An approach for using BSBs



Layers II/III: BSB selects a belief from 3 streams of information (afferent, laterals, extrastriate)

Complex cells select best detections from visual stream, spatially invariant.

Simple Cells: Raw feature extraction (orientation Lines).



BSB: uses two stable states: two versions of same feature (Light to dark, dark to light).

Complex cells: can be direction (movement) sensitive (Reichardt correlation model).

Simple cells: wide aspect ratio contributes to rotational invariance.



## Assessment Emulation Speed



Time measured in Milliseconds BSB: 2.833 ms (29.8 MFLOP)/SPE→ 10.5GF/S Level IV: 2.602 ms (22.6 MFLOP)/SPE→ 8.6GF/S Total V1 Subfield (PS3 node) Cycle Time: ~6.1 ms (157 MFLOP→ 26.1 GF/S) 196 Subfields (Whole V1) total cycle time, including all messages: ~51 ms (19 Hz)

Biomorphic "requirements": • gaze: 5 saccades/Second (200 milliseconds) for detailed orientation perception. (*Achieved*)

Track: ~35 frames/sec (video speed) for low resolution, perception of movement. (Not yet addressed; looks promising).







# **Performance Evaluation**



🗙 demo_display				×
<del>s</del> ta <b>r</b> in <b>g at me</b>		staning at me		ſ
i <b>t was some</b> broken wittles thats what it was and a dram of liquor		it was some broken wilkins thats what it was and a dram of liquor		h
an da pie		and a pie		L
have you ha <b>ppened to m</b> iss such an a <del>rticle as a</del> p <del>ie</del>		have you happened to miss such an article as a pie		I
as <b>ke</b> d <b>t</b> he <del>sergea</del> nt		asked the sergeant		L
<del>my</del> wi <del>fe di</del> d	/i <b>fe di</b> d my wife did			L
at the very moment when you came in		at the very moment when you came in		L
dont you know	at <del>you</del> kn <del>ow</del> dont you know			L
d <del>my convict</del> said my convict				L
n <del>ing</del> his eyes o <del>n joe</del> in a moody manner				L
without the least glance at me				L
so <del>your</del> e <b>the black s</b> mit <b>h</b>	roure the black smith			L
then im serry to say	in <del>im sorry</del> te <del>say</del> then im sorry to say			L
ive eat <del>your</del> pie	eat your pie			L
god knows youre welcome to it so far as it was ever mine	<b>a</b> k <del>now</del> s <b>y</b> oure welcome to it so far as it was ever mine god knows youre welcome to it so far as it was over mine			L
ith a saving remembrance of mrs joe with a saving remembrance of mrs joe		with a saving remembrance of mrs joe		L
we dent know what you have done	dent know what you have done			Г
but we wouldnt have you starved to death for it		but we wouldnt have you starved to death for it		
poor <del>mis</del> e <b>rable f<del>ellow</del> cre</b> atur		poor miserable follow creatur		h
the semething that i had noticed before	•	the something that i had noticed before		C

	PS3 node 1 Cell Processor	Sub-cluster 1 head-node + 24 PS3	HPC cluster 14 sub-clusters
Computing power from Cell processors (GFLOPS)	75	1800	25200
Character recognition peak performance (characters / sec)	48	1152	16128
Word confabulation peak performance (words / sec)	N/A	30	420
Sentence confabulation peak performance (sentences / sec)	N/A	160	2240
Overall typical text recognition performance (sentences / sec)	N/A	4.3	59.9





- Move the V1 visual cortex models from PS3s to GPGPU so PS3s can model next levels of visual cortex (V2-V4)
- Multiplication of very large matrices (SGEMM) on the Cluster (10<sup>10</sup> to 10<sup>12</sup> elements)
- LINPACK LU benchmark with iterative methods on Cell and GPGPUs





- The large computer graphics and gaming marketplaces are bringing forward products with tremendous computational performance at commodity prices and outstanding power efficiency
- A 500 TF HPC can be built for approximately \$2M with a mixture of GPGPUs (200 TF), Cell-BEs (300 TF), and Xeons.
- Several applications are scaling very well and achieving significant percentage of GPGPU and Cell BE peak performance
- The heterogeneous mixture of multicore components allows applications to benefit from the differing strengths and avoid weaknesses